Saturday, 12th July 2014:
- Since, even Xilinx’s code for AD9984A from UG458 failed, I’m writing a new FIFO based implementation with independent reading and writing clocks.
- Day spent in working out its state diagram and starting preliminary coding
Popular Posts
-
Owen G. Glenn Building of University of Auckland 11th January, 2015 : We got ourselves registered at the registration de...
-
This New Year was off to a great start! I participated in TimVideos Hackathon and volunteered for the linux.conf.au Linux Conference, Au... -
Friday, 6th June 2014: Made a spreadsheet for easier calculation of required register values. here
-
GSoC Project Report: VGA capture expansion board for HDMI2USB on Digilent Atlys GSoC Result Summary Original Goals The goal of this ...
-
Tuesday, 12th August, 2014: Had to go to college. So, no work planned for today
-
Wednesday, 23rd July 2014: PCB Design started from scratch. Changed components placement, PCB dimensions, and layout. Initial routing...
-
Thursday, 26th June 2014: Once again tried oversampling with a 4x clock of pixel clock. Good results this time. Had previously tried...
-
As the title says, this week witnessed some progress on the project and also some divergence. Actually, the divergence was related to gett...
-
This week was all about PCBs. Although I did work first 2 days of the week on VGA Capture code, but once the components ordered from Mouse...
-
Thursday, 12th June 2014: Successful HSYNC and Pixel Clock detection Verified correct pixel clock(65MHz) by dividing it using 29-...
